sas2026/tinyriscv
3
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Update README.md

Browse Source
This commit is contained in:
Alexandru-Florin Ene
2023-10-29 17:17:17 +02:00
committed by GitHub
parent 17108dd33a
commit 3cbd3dc6fe
1 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
README.md
View File

@@ -8,6 +8,10 @@ tinyriscv is designed to enable fast iterations and to empower programmers to cr
tinyriscv is particulary suited to integration in simulation engines, embedded applications or any applications on platforms where operating system features are non-standard. tinyriscv is particulary suited to integration in simulation engines, embedded applications or any applications on platforms where operating system features are non-standard.
## Features
- NO external dependencies (not even libc)
## Building and running ## Building and running
tinyriscv comes with a simple cli interface [main.c](https://github.com/inixyz/tinyriscv/blob/main/src/main.c) to help debugging and to serve as an example of how to use the emulator core. tinyriscv comes with a simple cli interface [main.c](https://github.com/inixyz/tinyriscv/blob/main/src/main.c) to help debugging and to serve as an example of how to use the emulator core.
@@ -35,7 +39,7 @@ int main(){
tinyriscv_init(&cpu); //initialise core for execution tinyriscv_init(&cpu); //initialise core for execution
while(tinyriscv_valid_step(&cpu)) //checks for EOF or invalid instruction while(tinyriscv_valid_step(&cpu)) //check for EOF or invalid instruction
tinyriscv_step(&cpu); //execute the current instruction tinyriscv_step(&cpu); //execute the current instruction
//regdump(&core); //regdump(&core);